Work in a cross-functional team that delivers high quality on-chip IPs immune to ESD/EOS and latchup events. Ensure ESD robust designs with minimum cost to mission-mode functions. Responsibilities - Define the ESD methodology for all silicon developed by Apple and to specify the chip and IP level ESD requirements.
Muenchen, Deutschland